

A Generic Power Flow Algorithm for Unbalanced Islanded Hybrid AC/DC Microgrids

Evangelos E. Pompodakis, Georgios C. Kryonidis, *Member, IEEE*, Charis Demoulias, *Senior Member, IEEE*, and Minas C. Alexiadis

Abstract—This paper proposes a precise power flow algorithm for islanded hybrid AC/DC microgrids (HMGs). In our analysis, we have considered a multi-grounded unbalanced bipolar DC microgrid and a multi-grounded four-wire AC microgrid connected through one or more interlinking converters (ICs). The proposed method is based on the implicit ZBUS method, presenting fast convergence and robustness regardless of the R/X ratio of the lines. It can be applied in all network configurations including highly meshed distribution systems. Numerical simulations are conducted in a 12-Bus and a 47-Bus islanded unbalanced HMG to verify the validity of the proposed power flow approach considering several distributed generator (DG) operational modes. A case study in a large 1024-Bus islanded HMG further highlights the outstanding accuracy and computational performance of the proposed approach against other existing power flow methods.

Index Terms—AC/DC hybrid microgrids, Bipolar DC microgrids, Interlinking converter, Multi-grounded networks.

I. INTRODUCTION

ENVIRONMENTAL concerns have forced the energy sector worldwide towards more clean energy sources like photovoltaics, wind farms, etc. [1]. In addition, DC components like battery storage systems, LED lighting systems, and electric vehicles are expected to play a dominant role in the future energy systems [2]. The DC components are connected into the AC network through DC/AC converters deteriorating the system efficiency. The concept of hybrid AC/DC microgrids (HMGs) allows the direct connection of DC and AC components into the network increasing the system efficiency [2], [3].

An HMG consists of one or more AC subgrids connected with DC subgrids through interlinking converters (ICs) and can operate either in islanded or grid-connected mode. A DC subgrid can be either unipolar or bipolar. The unipolar is a two-wire network with only one voltage level, while the bipolar is a three-wire network (positive, neutral, negative) with two voltage levels [3], presenting an increased power transmission capability [4]. The bipolar configuration also offers the possibility of flexible selection between two different voltage levels. Finally, in the case of a faulted pole, the loads can be reconfigured in order to be supplied by the non-faulted pole resulting in higher reliability [4].

Although HMGs are still in a pre-mature stage, they are expected to play an important role in the future. Some HMG facilities have been already established, such as the one in

Griffith University [5]. The practical application of HMGs necessitates a power flow algorithm that precisely simulates the steady state operation of HMGs, considering the distinct characteristics of such systems.

Power flow simulations are essential in the design stage of HMGs for studying several issues such as DGs and ICs allocation and sizing, regulation of droop parameters, Var planning, optimum power management, contingency analysis, voltage stability etc. Furthermore, the power flow can be a fundamental tool in real time operation of HMGs by contributing to the power loss and cost optimization, supervision of several variables such as voltage, frequency, thermal limits of the lines, operational limits of DGs and ICs, prediction of system state during a planned islanding etc. [6]-[10].

The power flow of islanded HMGs introduces additional challenges, compared with the conventional networks, for the following reasons [6], [7]: 1) distribution lines present high R/X ratio, 2) there is no such a large DG to undertake the role of a slack bus, as it usually occurs in large networks [8], 3) DGs usually operate in droop control mode with various voltage characteristics, and 4) the operation of the ICs should be also taken into consideration.

Several algorithms have emerged to solve the power flow in islanded HMGs. Two sequential algorithms for solving the power flow in islanded HMGs were presented in [8] and [9], using a modified backward forward sweep method (BFS) and Newton-Raphson (NR), respectively. In [6], a unified approach is adopted by applying optimization-based techniques. The authors in [10] propose a unified approach based on the NR method, while the authors in [7] apply a generalized reduced gradient method for solving the optimization problem of power flow equations. All the aforementioned studies consider balanced AC and unipolar DC (or balanced bipolar) subgrids. However, the neglect of unbalances leads to unrealistic results in LV and MV networks, as pointed out in [11].

An algorithm based on Newton Trust Region method (NTR) is presented in [12], while the authors in [13] propose a sequence-component-based power flow approach with fast computation time for solving the power flow in unbalanced HMGs. However, they consider a simplified unipolar DC network, thus ignoring the asymmetries that may occur in a bipolar DC network. Moreover, the therein implementations employ Kron reduction in the calculation of the AC line impedance. This modification indirectly assumes that the neutral conductor is perfectly grounded along the network, leading to reduced accuracy and limited capability of studying several power quality and safety issues.

This paper proposes a generic power flow algorithm for LV and MV HMGs. The main contributions of this paper are listed below:

«This research is co-financed by Greece and the European Union (European Social Fund- ESF) through the Operational Programme «Human Resources Development, Education and Lifelong Learning» in the context of the project “Strengthening Human Resources Research Potential via Doctorate Research” (MIS-5000432), implemented by the State Scholarships Foundation (IKY)». The authors are with the School of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki GR 54124, Greece (e-mail: bobodakis@hotmail.com; kryonidi@ece.auth.gr; chdimoul@auth.gr; minalex@auth.gr).

- *Accurate HMG modeling*: The multi-grounded neutral conductor of AC and DC subgrids is explicitly considered, resulting in increased accuracy and applicability compared to the solutions presented in the literature.
- *Computational efficiency*: Contrary to the Newton-based approaches presented in [9], [10], [12], [13] where the Jacobian matrix must be calculated and inverted at each iteration, in the proposed method, the network admittance matrix depends only on the network frequency. Thus, it can be calculated offline, reducing this way the total execution time. Additionally, a comprehensive modeling of DGs in AC and DC subgrids is proposed, by implicitly considering the zero- and negative-sequence impedance of the DGs in the admittance matrix of the network, which further reduces the total execution time.
- *Generic applicability*: The proposed algorithm can be applied in all kind of configurations such as meshed or radial, balanced or unbalanced, 3-wire or 4-wire. Moreover, it can be applied both in grid-connected and islanded HMGs.

The rest of the paper is structured as follows: Sections II and III present two individual power flow algorithms for AC and bipolar DC networks, respectively. Section IV describes the operation of ICs, while Section V integrates the individual DC and AC algorithms into a unified model to solve the power flow of HMGs. Numerical validation results for a 12-bus and a 47-Bus unbalanced islanded HMG are provided in Section VI. The computational performance of the algorithm is assessed in Section VII. Finally, a case study of a large 1024-Bus network is presented in Section VIII that highlights the advantages of the algorithm, whereas Section IX concludes the paper.

II. POWER FLOW IN ISLANDED AC SUBGRIDS

This section is divided into five parts. Initially, the theoretical background of islanded microgrids (MGs) is shortly described. Subsequently, the concept of virtual slack bus proposed in [11] for solving the power flow in islanded MGs is reminded. Thereafter, the implicit Z_{BUS} method in its original form [14] is modified to include explicitly the neutral and ground conductors. Next, the modeling of AC loads is presented. Finally, a comprehensive modeling of DGs is proposed, which enables the incorporation of negative- and zero-sequence components of DGs into the Y_{BUS} matrix of the network, enhancing the convergence speed and robustness of the algorithm.

A) Theoretical Background of Islanded AC MGs

Islanded MGs consist of small-scale DGs, thus none of them can undertake the role of slack bus. Usually, DGs in islanded AC networks operate in droop control to equally share the total network loading. The positive sequence powers produced by each DG are given by [13]:

$$P_{G(i)}^{ac} = \frac{f_{ref(i)} - f}{K_{P(i)}^{ac}} \quad (1)$$

$$Q_{G(i)}^{ac} = \frac{V_{ref(i)}^{ac} - V_{pos(i)}^{ac}}{K_{Q(i)}^{ac}} \quad (2)$$

where f , $f_{ref(i)}$, $K_{P(i)}^{ac}$, $P_{G(i)}^{ac}$, $V_{pos(i)}^{ac}$, $V_{ref(i)}^{ac}$, $K_{Q(i)}^{ac}$ and $Q_{G(i)}^{ac}$ are the network frequency, reference frequency, frequency

droop gain, positive sequence active power output, positive sequence voltage magnitude, reference voltage, voltage droop gain, and positive sequence reactive power output of DG at bus i , respectively.

B) The Concept of Virtual Slack Bus for Islanded AC MGs

The configuration of an unbalanced AC network considering the neutral conductor and grounding is shown in Fig. 1. To facilitate the power flow solution in the absence of a slack bus, a bus consisting of virtual voltage sources (e.g. $V_{(0,a)}^{ac}$ in Fig. 1) is connected to an arbitrary point of the network through freely selected impedances (e.g. Z_{01}^a in Fig. 1). The active power flowing through the virtual slack bus is calculated by (3):

$$P_{slack}^k = \text{real} \left[\begin{matrix} V_{(0,a)}^{ac} & V_{(0,b)}^{ac} & V_{(0,c)}^{ac} & V_{(0,n)}^{ac} & V_{(0,g)}^{ac} \\ Z_{01}^{a*} & Z_{01}^{b*} & Z_{01}^{c*} & Z_{01}^{n*} & Z_{01}^{g*} \end{matrix} \right] \left[\begin{matrix} (V_{(1,a)}^{ac} - V_{(0,a)}^{ac}) \\ (V_{(1,b)}^{ac} - V_{(0,b)}^{ac}) \\ (V_{(1,c)}^{ac} - V_{(0,c)}^{ac}) \\ (V_{(1,n)}^{ac} - V_{(0,n)}^{ac}) \\ (V_{(1,g)}^{ac} - V_{(0,g)}^{ac}) \end{matrix} \right]^{*k} \quad (3)$$

The notation of (3) corresponds to Fig. 1. The symbol * denotes the conjugate complex number, while k is the iteration number. The calculated slack power in (3) is allocated in every iteration k to the DGs based on their droop equations so that the active power flowing through the virtual slack bus is nullified [11].

Moreover, in each iteration $k+1$, the voltage of the virtual slack bus is set equal to the voltage of its adjacent bus, as calculated in the previous iteration k , according to (4):

$$[V_{(0,a)}^{ac}, V_{(0,b)}^{ac}, V_{(0,c)}^{ac}, V_{(0,n)}^{ac}, V_{(0,g)}^{ac}]^{k+1} = [V_{(1,a)}^{ac}, V_{(1,b)}^{ac}, V_{(1,c)}^{ac}, V_{(1,n)}^{ac}, V_{(1,g)}^{ac}]^k \quad (4)$$

The notation of (4) corresponds to Fig. 1. After the algorithm has converged, any virtual source of the virtual slack bus has obtained the same voltage as its adjacent bus according to (4). Thus, no current flows through the virtual impedances (e.g. Z_{01}^a) and the virtual slack bus does not influence the final MG operating point.

C) Modified Implicit Z_{BUS} Method to Include Neutral and Grounding Conductors

Implicit Z_{BUS} method is a fast-convergent iterative power flow algorithm with low computation time and excellent robustness characteristics [15]. However, implicit Z_{BUS} method in its original form [14] does not explicitly consider the neutral and grounding which constitute important parts of 4-wire MV and LV MGs [11]. In this sub-section, we firstly modify the implicit Z_{BUS} method to explicitly consider into calculations the neutral and grounding, and secondly we introduce into the method the concept of virtual slack bus (see Section II-B) to enable the power flow solution in islanded MGs.

As a first step, we define the equation system for a MG with m buses, as follows:

$$\begin{bmatrix} I_0^{ac} \\ I_1^{ac} \\ \dots \\ I_m^{ac} \end{bmatrix} = \begin{bmatrix} Y_{00}^{ac} & Y_{01}^{ac} & \dots & Y_{0m}^{ac} \\ Y_{10}^{ac} & Y_{11}^{ac} & \dots & Y_{1m}^{ac} \\ \vdots & \vdots & \dots & \vdots \\ Y_{m0}^{ac} & Y_{m1}^{ac} & \dots & Y_{mm}^{ac} \end{bmatrix} \begin{bmatrix} V_0^{ac} \\ V_1^{ac} \\ \dots \\ V_m^{ac} \end{bmatrix} \quad (5)$$

where vectors \mathbf{I}_i^{ac} and \mathbf{V}_i^{ac} are mathematically expressed using (6) and (7), respectively.




Fig. 1. Equivalent circuit of a multigrounded four-wire islanded AC MG consisting of two load buses and the virtual slack bus.

$$\mathbf{I}_i^{ac} = \begin{bmatrix} I_{(i,a)}^{ac} \\ I_{(i,b)}^{ac} \\ I_{(i,c)}^{ac} \\ (V_{(i,n)}^{ac} - V_{(i,g)}^{ac}) / Z_{gr(i)}^{ac} - I_{(i,a)}^{ac} - I_{(i,b)}^{ac} - I_{(i,c)}^{ac} \\ -(V_{(i,n)}^{ac} - V_{(i,g)}^{ac}) / Z_{gr(i)}^{ac} \end{bmatrix} \quad (6)$$

$$\mathbf{V}_i^{ac} = [V_{(i,a)}^{ac}, V_{(i,b)}^{ac}, V_{(i,c)}^{ac}, V_{(i,n)}^{ac}, V_{(i,g)}^{ac}]^T \quad (7)$$

The elements of (6) represent the currents that are drawn from every conductor $\{a, b, c, n, g\}$ of bus i . $I_{(i,r)}^{ac}$ denotes the current of load or DG connected to phase $r = \{a, b, c\}$ of bus i . $V_{(i,y)}^{ac}$ denotes the voltage of conductor $y = \{a, b, c, n, g\}$ at bus i , according to Fig. 1.

The non-diagonal elements of the admittance matrix in (5) include the self and mutual admittances of each conductor between the buses i and j , as presented in (8).

$$\mathbf{Y}_{ij}^{ac} = \begin{bmatrix} Y_{ij}^{aa} & Y_{ij}^{ab} & Y_{ij}^{ac} & Y_{ij}^{an} & Y_{ij}^{ag} \\ Y_{ij}^{ba} & Y_{ij}^{bb} & Y_{ij}^{bc} & Y_{ij}^{bn} & Y_{ij}^{bg} \\ Y_{ij}^{ca} & Y_{ij}^{cb} & Y_{ij}^{cc} & Y_{ij}^{cn} & Y_{ij}^{cg} \\ Y_{ij}^{na} & Y_{ij}^{nb} & Y_{ij}^{nc} & Y_{ij}^{nn} & Y_{ij}^{ng} \\ Y_{ij}^{ga} & Y_{ij}^{gb} & Y_{ij}^{gc} & Y_{ij}^{gn} & Y_{ij}^{gg} \end{bmatrix} \quad (8)$$

The diagonal elements of the admittance matrix in (5) are defined as: $\mathbf{Y}_{ii}^{ac} = -\sum_{k=0, k \neq i}^m (\mathbf{Y}_{ik}^{ac})$.

Subsequently, we remove the first five rows of (5) that correspond to the virtual slack bus and (9) is obtained.

$$\begin{bmatrix} \mathbf{I}_I^{ac} \\ \vdots \\ \mathbf{I}_m^{ac} \end{bmatrix} = \begin{bmatrix} \mathbf{Y}_{I0}^{ac} & \mathbf{Y}_{II}^{ac} & \cdots & \mathbf{Y}_{Im}^{ac} \\ \vdots & \vdots & \vdots & \vdots \\ \mathbf{Y}_{m0}^{ac} & \mathbf{Y}_{mI}^{ac} & \cdots & \mathbf{Y}_{mm}^{ac} \end{bmatrix} \cdot \begin{bmatrix} \mathbf{V}_0^{ac} \\ \mathbf{V}_I^{ac} \\ \vdots \\ \mathbf{V}_m^{ac} \end{bmatrix} \quad (9)$$

Then, by transferring all the voltage variables of left-hand side of (9) to the right-hand side, (10) is derived.

$$\mathbf{I}_{new}^{ac} = \mathbf{Y}_{new}^{ac} \cdot \mathbf{V}^{ac} \quad (10)$$

Here, $\mathbf{V}^{ac} = [\mathbf{V}_0^{ac}, \mathbf{V}_1^{ac}, \dots, \mathbf{V}_m^{ac}]$ while \mathbf{Y}_{new}^{ac} is the modified admittance matrix. The \mathbf{I}_{new}^{ac} has the form shown in (11).

$$\mathbf{I}_{new}^{ac} = \begin{bmatrix} I_{(1,a)}^{ac} \\ I_{(1,b)}^{ac} \\ I_{(1,c)}^{ac} \\ -I_{(1,a)}^{ac} - I_{(1,b)}^{ac} - I_{(1,c)}^{ac} \\ 0 \\ \vdots \\ I_{(m,a)}^{ac} \\ I_{(m,b)}^{ac} \\ I_{(m,c)}^{ac} \\ -I_{(m,a)}^{ac} - I_{(m,b)}^{ac} - I_{(m,c)}^{ac} \\ 0 \end{bmatrix} \quad (11)$$

Thereafter, we define the final matrices \mathbf{Y}_{fin1}^{ac} and \mathbf{Y}_{fin2}^{ac} . The former consists of the first five columns of \mathbf{Y}_{new}^{ac} , while the latter of the remaining columns so that $\mathbf{Y}_{new}^{ac} = [\mathbf{Y}_{fin1}^{ac} \ \mathbf{Y}_{fin2}^{ac}]$. Eq. (12) is derived from (10) by removing $\mathbf{Y}_{fin1}^{ac} \cdot \mathbf{V}_0^{ac}$ from both sides.

$$-\mathbf{Y}_{fin1}^{ac} \cdot \mathbf{V}_0^{ac} + \mathbf{I}_{new}^{ac} = -\mathbf{Y}_{fin1}^{ac} \cdot \mathbf{V}_0^{ac} + \mathbf{Y}_{fin2}^{ac} \cdot \mathbf{V}^{ac} \quad (12)$$

Finally, (13) is directly derived from (12), where $\mathbf{V}_{fin}^{ac} = [\mathbf{V}_1^{ac}, \dots, \mathbf{V}_m^{ac}]$.

$$(\mathbf{Y}_{fin2}^{ac})^{-1} \cdot (-\mathbf{Y}_{fin1}^{ac} \cdot \mathbf{V}_0^{ac} + \mathbf{I}_{new}^{ac})^k = (\mathbf{V}_{fin}^{ac})^{k+1} \quad (13)$$

The right-hand side of (13) is iteratively updated until all voltages have converged. Please note that \mathbf{V}_{fin}^{ac} includes the voltage of all buses (except the virtual \mathbf{V}_0^{ac}) and all conductors including neutral and grounding.

Considering the virtual slack bus, \mathbf{V}_0^{ac} is set in each iteration equal to the voltage of the bus that it is connected with, as explained in (4). Furthermore, the active power flowing through the virtual slack bus is assigned in every iteration to the droop-controlled DGs by updating the frequency according to (14).

$$f^{k+1} = f^k + \Delta f^k \quad (14a)$$

$$\Delta f^k = \frac{P_{slack}^k}{\sum_{i=1}^{Ndg} \frac{1}{K_{P(i)}^{ac}}} \quad (14b)$$

where P_{slack}^k is calculated from (3), while Ndg is the total number of droop-controlled DGs. Note that the active power of DGs is determined from the frequency according to (1). Thus, assuming that in k iteration $P_{slack}^k < 0$ (virtual slack bus generates active power), the frequency is reduced from (14) resulting in a rise of DGs active power from (1). In this way, the slack active power is forced to zero.

The elements of \mathbf{I}_{new}^{ac} express either load or generation currents depending on whether a load or DG is connected in the respective bus. The mathematical modeling of loads and DGs is quoted in the last two sub-sections.

D) Modeling of AC Loads

Assuming that a load is connected to phase a of bus i , the load current is mathematically expressed, depending on the type of load and the type of connection. More specifically, wye-connected loads are connected between phase and neutral and expressed as follows:

$$\begin{aligned}
\text{-Wye-Constant Power: } & I_{(i,a)}^{ac k} = S_{La}^* / (V_{(i,a)}^{ac k-1} - V_{(i,n)}^{ac k-1})^* \\
\text{-Wye-Constant Current: } & I_{(i,a)}^{ac k} = I_0 \\
\text{-Wye-Con. Admittance: } & I_{(i,a)}^{ac k} = Y_L \cdot (V_{(i,a)}^{ac k-1} - V_{(i,n)}^{ac k-1})
\end{aligned}$$

As shown, the load currents are calculated based on the voltage values of the respective bus as calculated in the previous iteration. The load current of phases b, c are calculated in a similar manner. Delta-connected loads can be modeled in a similar way. Mathematical formulations of wye- and delta-connected loads of all phases are provided in [16, Table I].

E) Modeling of AC DGs

AC DGs in microgrids can operate either in constant PQ or droop-controlled mode [13]. Synchronous generator based DGs (SG-DGs) and electronically coupled DGs (EC-DGs) present different voltage characteristics under unbalanced loading. Both SG-DGs and EC-DGs are represented by the same positive-sequence model depending on whether they operate in constant PQ or droop-mode [13].

The negative- and zero-sequence currents of EC-DGs differ from those of SGs since SG-units inherently present nonzero finite negative- and zero-sequence admittances [13]. On the other hand, EC-DGs can operate in two modes: either generating balanced voltage, thus presenting infinite negative- and zero-sequence admittances or generating balanced current, thus presenting zero negative- and zero-sequence admittances. In the following, a comprehensive model for both SG and EC-DG units is presented, as a function of their positive-sequence current components and their zero- and negative-sequence admittances.

Considering that a DG is connected to bus i , the positive sequence current of both SG-DGs and EC-DGs is calculated from (15a):

$$I_{pos(i)}^{ac} = \frac{P_{G(i)}^{ac} + j \cdot Q_{G(i)}^{ac}}{3 \cdot V_{pos(i)}^{ac}} \quad (15a)$$

$$V_{pos(i)}^{ac} = \frac{1}{3} \cdot \left((V_{(i,a)}^{ac} - V_{(i,n)}^{ac}) + a \cdot (V_{(i,b)}^{ac} - V_{(i,n)}^{ac}) + a^2 \cdot (V_{(i,c)}^{ac} - V_{(i,n)}^{ac}) \right) \quad (15b)$$

where $P_{G(i)}^{ac}, Q_{G(i)}^{ac}$ are either constant in constant PQ mode or calculated by (1), (2) in droop control mode. $V_{pos(i)}^{ac}$ is the positive-sequence component of phase-to-neutral voltage of bus i and calculated by (15b). Parameter a is a phasor rotation operator such that $a = e^{j\frac{2}{3}\pi}$.

The negative-sequence current is calculated as shown in (16a), as a function of the negative-sequence voltage component (described in (16b)) and the negative-sequence admittance Y_2 of DG:

$$I_{neg(i)}^{ac} = V_{neg(i)}^{ac} \cdot Y_2 \quad (16a)$$

$$V_{neg(i)}^{ac} = \frac{1}{3} \cdot \left((V_{(i,a)}^{ac} - V_{(i,n)}^{ac}) + a^2 \cdot (V_{(i,b)}^{ac} - V_{(i,n)}^{ac}) + a \cdot (V_{(i,c)}^{ac} - V_{(i,n)}^{ac}) \right) \quad (16b)$$

Similarly, the zero-sequence current is calculated as shown in (17a), as a function of the zero-sequence voltage component (described in (17b)) and the zero-sequence admittance Y_0 of DG:

$$I_{zero(i)}^{ac} = V_{zero(i)}^{ac} \cdot Y_0 \quad (17a)$$

$$V_{zero(i)}^{ac} = \frac{1}{3} \cdot \left((V_{(i,a)}^{ac} - V_{(i,n)}^{ac}) + (V_{(i,b)}^{ac} - V_{(i,n)}^{ac}) + (V_{(i,c)}^{ac} - V_{(i,n)}^{ac}) \right) \quad (17b)$$

The currents $I_{(i,a)}^{ac}, I_{(i,b)}^{ac}, I_{(i,c)}^{ac}$ in (11) are written as a function of sequence components as follows:

$$I_{(i,a)}^{ac} = I_{pos(i)}^{ac} + I_{neg(i)}^{ac} + I_{zero(i)}^{ac} \quad (18a)$$

$$I_{(i,b)}^{ac} = a^2 \cdot I_{pos(i)}^{ac} + a \cdot I_{neg(i)}^{ac} + I_{zero(i)}^{ac} \quad (18b)$$

$$I_{(i,c)}^{ac} = a \cdot I_{pos(i)}^{ac} + a^2 \cdot I_{neg(i)}^{ac} + I_{zero(i)}^{ac} \quad (18c)$$

Equation (19a) expresses the currents of DG i in the form of (11). They are expressed as a function of the positive-sequence currents, the negative- and zero-sequence admittances (included in \mathbf{Y}_{DG}^{ac} shown in (19b)) and the voltages of bus i . Thus, \mathbf{Y}_{DG}^{ac} can be moved to the right side of (10) resulting in an implicit representation of negative- and zero-sequence components into the \mathbf{Y}_{new}^{ac} matrix. The positive-sequence current component remains in the left side of (10).

$$\begin{aligned}
\begin{bmatrix} I_{(i,a)}^{ac} \\ I_{(i,b)}^{ac} \\ I_{(i,c)}^{ac} \\ -I_{(i,a)}^{ac} - I_{(i,b)}^{ac} - I_{(i,c)}^{ac} \\ 0 \end{bmatrix} &= \begin{bmatrix} I_{pos(i)}^{ac} \\ a^2 \cdot I_{pos(i)}^{ac} \\ a \cdot I_{pos(i)}^{ac} \\ 0 \\ 0 \end{bmatrix} + \mathbf{Y}_{DG}^{ac} \cdot \begin{bmatrix} V_{(i,a)}^{ac} \\ V_{(i,b)}^{ac} \\ V_{(i,c)}^{ac} \\ V_{(i,n)}^{ac} \\ V_{(i,g)}^{ac} \end{bmatrix} \quad (19a) \\
\mathbf{Y}_{DG}^{ac} &= \frac{1}{3} \cdot \begin{bmatrix} Y_2 + Y_0 & a^2 \cdot Y_2 + Y_0 & a \cdot Y_2 + Y_0 & -3 \cdot Y_0 & 0 \\ a \cdot Y_2 + Y_0 & Y_2 + Y_0 & a^2 \cdot Y_2 + Y_0 & -3 \cdot Y_0 & 0 \\ a^2 \cdot Y_2 + Y_0 & a \cdot Y_2 + Y_0 & Y_2 + Y_0 & -3 \cdot Y_0 & 0 \\ -3 \cdot Y_0 & -3 \cdot Y_0 & -3 \cdot Y_0 & 9 \cdot Y_0 & 0 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix} \quad (19b)
\end{aligned}$$

With this process, the symmetrical components of the currents of DGs are separately treated. The positive-sequence current component is calculated in each iteration from (15a) for both SG and EC-DGs, based on the powers of droop equations and the positive-sequence voltage of the last iteration. The negative- and zero-sequence admittances (Y_0, Y_2) in (19b) are determined based on the type and control mode of DG as follows.

- i. From the equations of internal negative- and zero-sequence admittances [13, eq. (6)-(7)] in SG units.
- ii. $Y_0 = Y_2 = 0$ in three- and four-wire EC-DGs with balanced generated current.
- iii. $Y_0 = Y_2 \rightarrow \infty$ in four-wire EC-DGs with balanced generated phase-to-neutral voltage.
- iv. $Y_0 = 0$ and $Y_2 \rightarrow \infty$ in three-wire EC-DGs with balanced generated phase-to-phase voltage.

III. PROPOSED METHOD FOR DC SUBGRIDS

In this section, the proposed approach for solving the power flow in DC subgrids is presented. Firstly, the theoretical background of DC MGs is provided. Secondly, the concept of virtual slack bus and the proposed power flow approach in islanded bipolar DC MGs is analyzed. Finally, the modeling of loads and a comprehensive model for DC DGs in bipolar DC MGs is developed.

A) Theoretical Background of Islanded DC MGs

Bipolar DC MGs consist of a positive, a negative and a neutral line [3]. Loads can be either pole-to-neutral or pole-to-pole connected. DGs can be connected pole-to-neutral, pole-to-pole or two-poles-to-neutral (like DG in Fig. 2). The

DGs, which are connected between two-poles-to-neutral, are usually assigned with voltage balancing functions [3], [4].

Non-dispatchable DGs are treated as constant P buses. Dispatchable DGs in islanded DC MGs operate either in I - V or P - V droop control mode and share the generated active power in the same sense as in AC MGs [9]:

$$I_{diff(i)}^{dc} = \frac{V_{ref(i)}^{dc} - V_{diff(i)}^{dc}}{K_{I(i)}^{dc}} \quad (20)$$

$$P_{diff(i)}^{dc} = \frac{V_{ref(i)}^{dc} - V_{diff(i)}^{dc}}{K_{P(i)}^{dc}} \quad (21)$$

where $I_{diff(i)}^{dc}$, $P_{diff(i)}^{dc}$, $V_{diff(i)}^{dc}$ are the DG differential mode current, power and voltage of DG at bus i , respectively. The differential mode component is defined in [17] and analyzed in Section III-E of this paper. As stated in [17], the differential mode component of bipolar DC networks corresponds to the positive sequence component of AC networks. $V_{ref(i)}^{dc}$ is the DG reference voltage while $K_{I(i)}^{dc}$ and $K_{P(i)}^{dc}$ are the droop gains of DG.

B) The Concept of Virtual Slack Bus for Islanded DC MGs

In the absence of a real slack bus in islanded DC MGs, a virtual slack bus is connected in the MG in the same sense as in Section II-B. The virtual slack bus consists of virtual voltage sources (e.g $V_{(0,u)}^{dc}$ in Fig. 2) connected to an arbitrarily selected bus through resistances of random values (e.g Z_{01}^u in Fig. 2). The voltage of virtual slack bus at iteration $k+1$ is equalized with the adjacent voltage of the iteration k according to (22). Please note that the notation of (22) corresponds to Fig. 2. After the algorithm has converged, the virtual slack bus has acquired the same voltage as its adjacent bus and therefore it is as if it does not exist.

$$[V_{(0,u)}^{dc}, V_{(0,w)}^{dc}, V_{(0,n)}^{dc}, V_{(0,g)}^{dc}]^{k+1} = [V_{(1,u)}^{dc}, V_{(1,w)}^{dc}, V_{(1,n)}^{dc}, V_{(1,g)}^{dc}]^k \quad (22)$$

C) Power Flow Analysis of Bipolar DC Islanded MGs

[The full configuration of an islanded bipolar DC network is shown in Fig. 2. It consists of the virtual slack bus (bus 0), two pole-to-neutral loads (bus 1) and a two-poles-to-neutral DG (bus 2). For the sake of generality, the neutral line is considered to be grounded in every bus (except bus 0). In reality, if a bus is not grounded, an infinite grounding resistance is selected for this bus. For each bus i , the current vector is defined in (23), while the voltage vector in (24).

$$\mathbf{I}_i^{dc} = \begin{bmatrix} I_{(i,u)}^{dc} \\ I_{(i,w)}^{dc} \\ (V_{(i,n)}^{dc} - V_{(i,g)}^{dc}) / Z_{gr(i)}^{dc} - I_{(i,u)}^{dc} - I_{(i,w)}^{dc} \\ -(V_{(i,n)}^{dc} - V_{(i,g)}^{dc}) / Z_{gr(i)}^{dc} \end{bmatrix} \quad (23)$$

$$\mathbf{V}_i^{dc} = [V_{(i,u)}^{dc} \quad V_{(i,w)}^{dc} \quad V_{(i,n)}^{dc} \quad V_{(i,g)}^{dc}]^T \quad (24)$$

The current vector of (23) includes the currents that are drawn from each conductor (u, w, n, g) of bus i . $I_{(i,x)}^{dc}$ denotes the current of DG or load connected to pole $x=\{u, w\}$ of bus i . The voltage vector of (24) contains the voltage of each conductor of bus i . $V_{(i,y)}^{dc}$ denotes the voltage of

conductor $y=\{u, w, n, g\}$ at bus i . $Z_{gr(i)}^{dc}$ is the grounding resistance of neutral conductor at bus i .




Fig. 2. Equivalent circuit of a multigrounded bipolar DC MG consisting of the virtual slack bus, a load bus, and a DG bus.

Assuming a network with m buses, the current vectors can be expressed as a function of the voltage vectors as follows:

$$\begin{bmatrix} \mathbf{I}_0^{dc} \\ \mathbf{I}_1^{dc} \\ \dots \\ \mathbf{I}_m^{dc} \end{bmatrix} = \begin{bmatrix} \mathbf{Y}_{00}^{dc} & \mathbf{Y}_{01}^{dc} & \dots & \mathbf{Y}_{0m}^{dc} \\ \mathbf{Y}_{10}^{dc} & \mathbf{Y}_{11}^{dc} & \dots & \mathbf{Y}_{1m}^{dc} \\ \vdots & \vdots & \dots & \vdots \\ \mathbf{Y}_{m0}^{dc} & \mathbf{Y}_{m1}^{dc} & \dots & \mathbf{Y}_{mm}^{dc} \end{bmatrix} \begin{bmatrix} \mathbf{V}_0^{dc} \\ \mathbf{V}_1^{dc} \\ \dots \\ \mathbf{V}_m^{dc} \end{bmatrix} \quad (25)$$

As a first step, the first four rows of (25) corresponding to the virtual slack bus are eliminated and (26) is obtained.

$$\begin{bmatrix} \mathbf{I}_1^{dc} \\ \vdots \\ \mathbf{I}_m^{dc} \end{bmatrix} = \begin{bmatrix} \mathbf{Y}_{10}^{dc} & \mathbf{Y}_{11}^{dc} & \dots & \mathbf{Y}_{1m}^{dc} \\ \vdots & \vdots & \dots & \vdots \\ \mathbf{Y}_{m0}^{dc} & \mathbf{Y}_{m1}^{dc} & \dots & \mathbf{Y}_{mm}^{dc} \end{bmatrix} \begin{bmatrix} \mathbf{V}_0^{dc} \\ \mathbf{V}_1^{dc} \\ \vdots \\ \mathbf{V}_m^{dc} \end{bmatrix} \quad (26)$$

Next, we transfer the voltage variables of the current vectors (as presented in (23)) to the right side of (26), and (27) is obtained:

$$\mathbf{I}_{new}^{dc} = \mathbf{Y}_{new}^{dc} \cdot \mathbf{V}^{dc} \quad (27)$$

where \mathbf{V}^{dc} is the vector $[\mathbf{V}_0^{dc}, \mathbf{V}_1^{dc}, \dots, \mathbf{V}_m^{dc}]$ consisting of the network voltages, while \mathbf{Y}_{new}^{dc} is the modified admittance matrix. Subsequently, \mathbf{Y}_{new}^{dc} is divided into two submatrices, namely \mathbf{Y}_{fin1}^{dc} and \mathbf{Y}_{fin2}^{dc} . The former consists of the first four columns of \mathbf{Y}_{new}^{dc} , while the latter consists of the remaining columns of \mathbf{Y}_{new}^{dc} so that $\mathbf{Y}_{new}^{dc} = [\mathbf{Y}_{fin1}^{dc} \quad \mathbf{Y}_{fin2}^{dc}]$. By subtracting the term $\mathbf{Y}_{fin1}^{dc} \cdot \mathbf{V}_0^{dc}$ from both sides of (27) and multiplying both sides with $(\mathbf{Y}_{fin2}^{dc})^{-1}$, (28) is derived.

$$(\mathbf{Y}_{fin2}^{dc})^{-1} \cdot (-\mathbf{Y}_{fin1}^{dc} \cdot \mathbf{V}_0^{dc} + \mathbf{I}_{new}^{dc})^k = (\mathbf{V}_{fin}^{dc})^{k+1} \quad (28)$$

Here, \mathbf{V}_{fin}^{dc} is the matrix containing all network voltages except the virtual slack bus. Eq. (28) is iteratively solved calculating the network voltages at iteration $(k+1)$, based on the virtual slack bus voltage (\mathbf{V}_0^{dc}) after the update from (22). The matrices \mathbf{Y}_{fin1}^{dc} and \mathbf{Y}_{fin2}^{dc} consist of constant elements and hence no recalculation is required in each iteration. \mathbf{I}_{new}^{dc} contains only the currents of (23). The calculation of the load and DG currents of \mathbf{I}_{new}^{dc} is explained below.

D) Modeling of DC Loads

The currents of pole-to-neutral loads e.g., pole u of bus i , for iteration k , are calculated as follows:

$$\text{-Constant Power: } I_{(i,u)}^{dc k} = P_{Lu} / (V_{(i,u)}^{dc k-1} - V_{(i,n)}^{dc k-1})$$

$$\text{-Constant Current: } I_{(i,u)}^{dc k} = I_0$$

$$\text{-Con. Admittance: } I_{(i,u)}^{dc k} = Y_{Lu} \cdot (V_{(i,u)}^{dc k-1} - V_{(i,n)}^{dc k-1})$$

The currents of pole-to-pole loads (e.g pole u of bus i) for iteration k , are calculated as follows:

$$\text{-Constant Power: } I_{(i,u)}^{dc k} = P_L / (V_{(i,u)}^{dc k-1} - V_{(i,w)}^{dc k-1})$$

$$\text{-Constant Current: } I_{(i,u)}^{dc k} = I_0$$

$$\text{-Con. Admittance: } I_{(i,u)}^{dc k} = Y_L \cdot (V_{(i,u)}^{dc k-1} - V_{(i,w)}^{dc k-1})$$

E) Modeling of DC DGs

DGs of bipolar MGs can operate in either constant P mode (in grid-connected MGs) or in droop control (in islanded MGs). DC DGs can be pole-to-neutral connected (for smaller DGs), pole-to-pole connected or two-poles-to-neutral connected (like the DG in Fig. 2). Two-poles-to-neutral connected DGs are usually assigned to generate balanced pole-to-neutral voltage between the two poles to reduce the voltage asymmetries of the network [3], [4], [17].

In order to simulate the voltage balancing capability of DC DGs, symmetrical component theory similar to AC DGs is adopted. According to [17], the symmetrical components of a bipolar DC system are calculated by (30), while the inverse transformation from (31).

$$\begin{bmatrix} x_{com} \\ x_{diff} \end{bmatrix} = \frac{1}{2} \cdot \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix} \cdot \begin{bmatrix} x_u \\ x_w \end{bmatrix} \quad (30)$$

$$\begin{bmatrix} x_u \\ x_w \end{bmatrix} = \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix} \cdot \begin{bmatrix} x_{com} \\ x_{diff} \end{bmatrix} \quad (31)$$

In fact x_{com} and x_{diff} correspond to the common-mode and differential-mode components. It could be said that the differential-mode component of a DC system corresponds to the positive-sequence component of an AC system, while the common-mode component corresponds to the zero-sequence component.

The differential-mode current of a DC DG is calculated from (32a) using the differential voltage component of (32b). In (32a), $P_{G(i)}^{dc}$ is either pre-specified in the constant P mode or calculated by (21) in the P-V droop-controlled mode. In I-V droop control mode, the differential-mode current is directly calculated from (20).

$$I_{diff(i)}^{dc} = \frac{P_{G(i)}^{dc}}{2 \cdot V_{diff(i)}^{dc}} \quad (32a)$$

$$V_{diff(i)}^{dc} = \frac{1}{2} \cdot \left((V_{(i,u)}^{dc} - V_{(i,n)}^{dc}) - (V_{(i,w)}^{dc} - V_{(i,n)}^{dc}) \right) \quad (32b)$$

The common-mode current of a DC DG is calculated from (33a), as a function of the common-mode voltage (see (33b)) and the common mode admittance of DG.

$$I_{com(i)}^{dc} = V_{com(i)}^{dc} \cdot Y_{com(i)}^{dc} \quad (33a)$$

$$V_{com(i)}^{dc} = \frac{1}{2} \cdot \left((V_{(i,u)}^{dc} - V_{(i,n)}^{dc}) + (V_{(i,w)}^{dc} - V_{(i,n)}^{dc}) \right) \quad (33b)$$

The currents $I_{(i,u)}^{dc}$, $I_{(i,w)}^{dc}$ in (23) are written as a function of sequence components above as follows:

$$I_{(i,u)}^{dc} = I_{diff(i)}^{dc} + I_{com(i)}^{dc} \quad (34a)$$

$$I_{(i,w)}^{dc} = -I_{diff(i)}^{dc} + I_{com(i)}^{dc} \quad (34b)$$

Equation (35a) expresses the currents of DG bus i in the form that are included in I_{new}^{dc} of (27). Thus, Y_{DG}^{dc} in (35b) can be transferred to the right side of (27) providing an implicit representation of common-mode sequence component into the Y_{new}^{dc} matrix. The common mode admittance in (35b) is determined based on the control mode of DC-DG as follows:

- i. $Y_{com(i)}^{dc} \rightarrow \infty$ for two-poles-to-neutral DGs with balanced pole-to-neutral voltage.
- ii. $Y_{com(i)}^{dc} \rightarrow 0$ for two-poles-to-neutral DGs with balanced current.

$$\begin{bmatrix} I_{(i,u)}^{dc} \\ I_{(i,w)}^{dc} \\ -I_{(i,u)}^{dc} - I_{(i,w)}^{dc} \\ 0 \end{bmatrix} = \begin{bmatrix} I_{diff(i)}^{dc} \\ -I_{diff(i)}^{dc} \\ 0 \\ 0 \end{bmatrix} + Y_{DG}^{dc} \cdot \begin{bmatrix} V_{(i,u)}^{dc} \\ V_{(i,w)}^{dc} \\ V_{(i,n)}^{dc} \\ V_{(i,g)}^{dc} \end{bmatrix} \quad (35a)$$

$$Y_{DG}^{dc} = \frac{1}{2} \cdot \begin{bmatrix} Y_{com(i)}^{dc} & Y_{com(i)}^{dc} & -2 \cdot Y_{com(i)}^{dc} & 0 \\ Y_{com(i)}^{dc} & Y_{com(i)}^{dc} & -2 \cdot Y_{com(i)}^{dc} & 0 \\ -2 \cdot Y_{com(i)}^{dc} & -2 \cdot Y_{com(i)}^{dc} & 4 \cdot Y_{com(i)}^{dc} & 0 \\ 0 & 0 & 0 & 0 \end{bmatrix} \quad (35b)$$

IV. INTERLINKING CONVERTER

Usually, the active power of ICs is determined based on the level of loading (LoL) of two subgrids. The level of loading of AC and DC subgrids is estimated as follows in (36) and (37), respectively [6]:

$$f_{LoL} = \frac{f - 0.5 \cdot (f_{max} + f_{min})}{0.5 \cdot (f_{max} - f_{min})} \quad (36)$$

$$V_{LoL}^{dc} = \frac{V_{IC}^{dc} - 0.5 \cdot (V_{IC,max}^{dc} + V_{IC,min}^{dc})}{0.5 \cdot (V_{IC,max}^{dc} - V_{IC,min}^{dc})} \quad (37)$$

The parameters f_{LoL} , f , f_{max} , and f_{min} of the above equations denote the LoL (f_{LoL}), the actual (f), the maximum (f_{max}), and minimum (f_{min}) frequency of the AC subgrid, respectively. The parameters V_{LoL}^{dc} , V_{IC}^{dc} , $V_{IC,max}^{dc}$, $V_{IC,min}^{dc}$ denote the LoL (V_{LoL}^{dc}), the actual differential mode voltage (V_{IC}^{dc}), the maximum ($V_{IC,max}^{dc}$) and minimum ($V_{IC,min}^{dc}$) differential mode voltage of DC side of IC, respectively. Below, two of the most common control modes of ICs are described.

1. Droop Controlled IC

The difference between the LoL of two subgrids is denoted as $\Delta e = f_{LoL} - V_{LoL}^{dc}$. The power flowing through the IC is determined based on Δe of the last iteration k and the droop parameter $K_{P(i)}^{IC}$, as shown in (38) [6], [10]:

$$P_{ic}^{k+1} = \frac{1}{K_{P(i)}^{IC}} \cdot \Delta e^k \quad (38)$$

A positive value of Δe indicates that the AC subgrid is less loaded than the DC subgrid and therefore the IC is forced to transfer active power from the AC to DC subgrid.

Thus, P_{ic} is set positive in the AC subgrid (consumption mode) and negative in the DC subgrid (generation mode). The opposite occurs when $\Delta e < 0$.

2. PI controlled IC

Scope of the second control strategy is to nullify the value of Δe so that both subgrids achieve the same LoL [7], [9]. In this control mode, the IC active power is calculated according to (39):

$$P_{ic}^{k+1} = P_{ic}^k + c \cdot \Delta e^k \quad (39)$$

where c is a suitably selected gain and k is the iteration number. Applying (39), after a number of iterations Δe is forced to zero and the two subgrids achieve the same LoL.

V. UNIFIED ALGORITHM FOR ISLANDED HMGs

In this section, a unified power flow algorithm is presented aiming to unify in one matrix the AC and DC subgrids of an HMG. More specifically, by combining (13) and (28), (40) is derived to model HMGs.

$$\begin{bmatrix} Y_{fin2}^{ac} & 0 \\ 0 & Y_{fin2}^{dc} \end{bmatrix}^{-1} \cdot \begin{bmatrix} I_{new}^{ac} - Y_{fin1}^{ac} \cdot V_0^{ac} \\ I_{new}^{dc} - Y_{fin1}^{dc} \cdot V_0^{dc} \end{bmatrix}^k = \begin{bmatrix} V_{fin}^{ac} \\ V_{fin}^{dc} \end{bmatrix}^{k+1} \quad (40)$$

The IC buses of AC and DC subgrids (buses connected with IC) are treated as load or generator buses. The IC power is estimated from (38) or (39) depending on the adopted control mode. The solution process of the proposed algorithm consists of the following steps:

1. The AC and DC admittance matrices are modified to incorporate the matrices of (19b) and (35b) respectively. Thus, the negative-, zero- and common-mode-sequence components of DGs are implicitly considered in the Y_{BUS} admittance matrices of both subgrids, enhancing the convergence speed and robustness of the algorithm.
2. The frequency of AC subgrid is updated from (14) so that the power flowing through the virtual AC slack bus (calculated in (3)) is nullified.
3. Both AC and DC virtual slack buses are equalized with their adjacent buses according to (4) and (22).
4. The AC matrices Y_{fin1}^{ac} , Y_{fin2}^{ac} are updated based on the new frequency, as calculated in Step 2.
5. The active and reactive power of ICs and DGs are estimated from their droop equations, based on the last voltage and frequency values.
6. The matrices I_{new}^{ac} and I_{new}^{dc} are updated.
7. Eq. (40) is applied to calculate the new network voltages.
8. If the difference between the voltages of two consecutive iterations is less than a predefined tolerance ε , the algorithm terminates. Otherwise, it moves back to Step 2.

VI. ALGORITHM VALIDATION

The results of the proposed approach are validated in this section against the results of Simulink and the method of [13] in a 12-Bus and a 47-Bus hybrid AC/DC islanded network, respectively.

A) 6-Bus AC/6-Bus DC Network

To the best of our knowledge, all the existing power flow methods of HMGs examine only unipolar DC subgrids and 1- or 3-wire AC subgrids. There is not a method so far, to examine bipolar DC and 4-wire multigrounded AC subgrids. Thus, the validation of the proposed approach should be necessarily realized against time-domain software. Due to the time consuming nature of the time-domain softwares, a sufficiently small network of 12-Bus was selected, as shown in Fig. 3. It consists of a 6-Bus 4-wire multigrounded AC network connected through an IC with a 6-Bus bipolar DC network. The loads and parameters of both subgrids are presented in Tables I and II.

The results of AC and DC subgrids are depicted in Tables III and IV, respectively. As shown, all the results of the proposed algorithm are in full agreement with them of Simulink. It is pointed out, that the IC was set to transfer 10 kW of constant active power from AC to DC subgrid. The reactive power at the AC side of IC is considered equal to zero. The AC side of IC generates balanced current, while the DC side balanced pole-to-neutral voltage. All AC and DC DGs are assigned to generate balanced phase- or pole-to-neutral voltages. Nevertheless, the execution time of the proposed approach is highly reduced compared to Simulink from several minutes to less than 10ms for a voltage accuracy of 10^{-6} V.




Fig. 3. Islanded 12-Bus HMG [10].

TABLE I
PARAMETERS OF UNBALANCED 6-BUS AC SUBGRID

Resistance of the lines	0.5 Ohm/km
Self-Reactance of the lines	0.6 mH/km
Mutual-Reactance of the lines	0.1 mH/km
Line lengths	0.1 km
Loads of PQ buses	See Table III
$K_{P(i)}^{ac}$ ($i=4, 5, 6$)	$5 \cdot 10^{-6}$ (Hz/W)
$K_{Q(i)}^{ac}$ ($i=4, 5, 6$)	$2 \cdot 10^{-4}$ (V/VAR)
$V_{ref(i)}^{ac}$ ($i=4, 5, 6$)	230 V
$f_{ref(i)}$ ($i=4, 5, 6$)	50 Hz
Ground resistances	25 Ohm
(P_{max}, S_{max}) of DGs	(15kW, 20kVA)
(P_{max}, S_{max}) of IC	(10kW, 10kVA)
Nominal phase-to-neutral voltage of the network	230 V

TABLE II
PARAMETERS OF UNBALANCED 6-BUS DC SUBGRID

Resistance of the lines	4.7 Ohm/km [6]
Line lengths	0.1 km
Loads of P buses	See table IV
$V_{ref(i)}^{dc}$ ($i=3, 6$)	230 V
$K_{P(i)}^{dc}$ ($i=3, 6$)	$5 \cdot 10^{-4}$ (V/W)
P_{max} of DGs	10 kW
Nominal pole-to-neutral voltage of the network	230 V

TABLE III
COMPARATIVE RESULTS FOR THE ISLANDED 6-BUS AC SUBGRID

Bus - Phase	Phase-to-neutral Voltage (V)		Active Power (kW)		Reactive Power (kVar)	
	Proposed	Simulink	Proposed	Simulink	Proposed	Simulink
1a	227.3415	227.3414	5	5	3.75	3.75
1b	227.6681	227.6680	4	4	3	3
1c	228.3640	228.3641	3	3	2.25	2.25
2a	227.6050	227.6051	3.328	3.328	0.0034	0.0034
2b	227.8231	227.8231	3.333	3.333	-0.0034	-0.0034
2c	228.2869	228.2869	3.339	3.339	0	0
3a	227.3415	227.3414	5	5	3.75	3.75
3b	227.6681	227.6681	4	4	3	3
3c	228.3640	228.3641	3	3	2.25	2.25
4a	228.7624	228.7624	-4.561	-4.561	-2.626	-2.626
4b	228.7624	228.7624	-3.794	-3.794	-2.068	-2.068
4c	228.7624	228.7624	-3.036	-3.036	-1.493	-1.493
5a	228.8642	228.8642	-4.207	-4.207	-2.268	-2.268
5b	228.8642	228.8642	-3.795	-3.795	-1.896	-1.896
5c	228.8642	228.8642	-3.289	-3.289	-1.513	-1.513
6a	228.7624	228.7624	-4.561	-4.561	-2.626	-2.626
6b	228.7624	228.7624	-3.794	-3.794	-2.068	-2.068
6c	228.7624	228.7624	-3.036	-3.036	-1.493	-1.493
MG frequency: Proposed: $f = 49.9430$ Hz Simulink: $f = 49.9430$ Hz						

TABLE IV
COMPARATIVE RESULTS FOR THE ISLANDED 6-BUS DC SUBGRID

Bus - Phase	Pole-to-neutral Voltage (V)		Active power (kW)	
	Proposed	Simulink	Proposed	Simulink
1u	229.8357	229.8357	2	2
1w	-228.2501	-228.2501	2.5	2.5
2u	234.4040	234.4040	-4.87	-4.87
2w	-234.4040	-234.4040	-5.13	-5.13
3u	229.7397	229.7397	0.012	0.012
3w	-229.7397	-229.7397	-0.532	-0.532
4u	226.2067	226.2067	2	2
4w	-222.8792	-222.8792	2.5	2.5
5u	225.7249	225.7249	2	2
5w	-222.3948	-222.3948	2.5	2.5
6u	228.3006	228.3006	-1.30	-1.30
6w	-228.3006	-228.3006	-2.09	-2.09

B) 25-Bus AC/22-Bus DC Network

To further validate the proposed algorithm, we compare it against the method of [13] in a 47-Bus hybrid AC/DC islanded MG. The network configuration is depicted in Fig. 4. It consists of a 3-wire AC unbalanced network connected through two ICs with a unipolar DC network. Four DC DGs are connected in the DC network and three AC DGs are connected in the AC network operating in different modes. Data about the DGs and ICs are provided in Tables V, VI and VII in per unit. Data about the loads and lines are not included in the manuscript due to space limitation but they are provided in [13]. The base power and voltage of the AC and DC subgrids are: $S_{base-3ph} = 5$ MVA, $V_{base-LL} = 4.16$ kV, $P_{base-dc} = 5$ MW, $V_{base-dc} = 15$ kV.

The results of the proposed approach are in full agreement with them of [13, Table IX] although they are not depicted in the manuscript due to space restriction. It is noted that the transformer of the investigated topology was simulated using the transformer model of [18, Table IV]. A detailed analysis of transformer modeling is provided in [18] and it is out of the scope of this paper.

TABLE V

AC DGs RATINGS AND DROOP SETTINGS (IN PU) FOR THE 47-BUS HMG						
Buses	$K_{P(i)}^{ac}$	$K_{Q(i)}^{ac}$	$V_{ref(i)}^{ac}$	$f_{ref(i)}$	$P_{G,ac}^{max}$	$S_{G,ac}^{max}$

1	0.0397	0.1323	1.01	1.00833	0.504	0.630
4	0.0556	0.1852	1.01	1.00833	0.360	0.450
16'	0.0500	0.1667	1.01	1.00833	0.400	0.500

TABLE VI

DC DGs RATINGS AND DROOP SETTINGS (IN PU) FOR THE 47-BUS HMG

Buses	$K_{P(i)}^{dc}$	$V_{ref(i)}^{dc}$	$P_{G,ac}^{max}$
4 & 13	0.5	1.05	0.2
8 & 15	0.4	1.05	0.25

TABLE VII

IC RATINGS AND DROOP SETTINGS (IN PU) FOR THE 47-BUS HMG

IC	$K_{P(i)}^{ic}$	$K_{Q(i)}^{ic}$	$V_{ref(i)}^{ic}$	$V_{IC,max}^{dc}$	$V_{IC,min}^{dc}$	f_{max}	f_{min}	$S_{IC,max}$
#1	30	1	1.01	1.0047	0.9953	1.0047	0.9953	0.1
#2	60	2	1.01	1.0047	0.9953	1.0047	0.9953	0.05




Fig. 4. Islanded 47-Bus HMG [13].

VII. ALGORITHM PERFORMANCE

The performance of the proposed approach with respect to computation time and robustness is investigated below.

A) Computation Time

The computation time of the proposed approach is compared against several existing power flow methods for islanded AC and hybrid AC/DC MGs. For the sake of fairness all simulations were executed in a PC 64-bit Intel Core i7, 3.4GHz CPU with 16GB RAM. The execution time of each method for a voltage accuracy of 10^{-6} (pu) is depicted in Table VIII showing that the proposed approach presents by far the best computational performance for both AC and hybrid AC/DC islanded MGs. It is pointed out that the fundamental difference between the proposed method and the method of [11] lies in the modeling of DGs. In the proposed method, the negative- and zero-sequence current of DGs are implicitly introduced in Y_{BUS} matrix through the (19b) and (35b), while in [11] the DG currents are explicitly considered through [11, eq. (17)] and [11, eq. (18)]. This modification greatly reduces the iteration number and therefore the computation time of the algorithm.

TABLE VIII
COMPARISON OF COMPUTATION TIME

	Execution time	
	Hybrid 25-Bus AC/22-Bus DC Islanded Network	25-Bus AC Islanded Network
Proposed Method	34 ms	26 ms
NR [13][19]	162.5 ms [13]	75 ms [19]
NTR [12]	3800 ms [12]	3220 ms [19]
Method of [11]	Not applicable	180 ms

B) Computation Robustness

Authors in [15] deduced that implicit Z_{BUS} method is inevitably convergent as far as a power flow solution exists. The proposed approach is a modified version of implicit Z_{BUS} method, thus it takes advantage of its excellent robustness. In this sub-section, the robustness of the proposed algorithm for a wide range of conditions e.g initial voltage values, R/X line ratio, loading of the MG is tested using the 47-Bus network of Fig. 4.

Firstly, the convergence speed of the algorithm for a wide range of initial AC and DC voltage values between 0.3 to 2 pu is depicted in Fig. 5a. As shown, the algorithm achieves convergence for all the range of initial voltage values. Secondly, the convergence speed of the algorithm for several R/X ratios (from 0.1 to 20) is shown in Fig. 5b, while in all cases the impedance magnitude is kept constant. The algorithm converges for all the range of R/X ratios enabling its applicability in all kind of networks, from high-resistive LV to low-resistive HV networks.

Thirdly, the load of each node (for both subgrids) is multiplied by a factor λ ranging from 0.2 to 2.1. The convergence rate of the algorithm is shown in Fig. 5c. The convergence rate is constant for all the loading factors up to $\lambda=1.8$. For $\lambda>1.82$ the active power limit of all AC DGs is reached and any additional active power rise is completely covered by the ICs. For $\lambda>2.03$ the ICs power limit is also reached and any additional active power rise of AC loads cannot be covered. As a result, the power flow problem does not have a solution. This is the reason for the algorithm divergence for $\lambda>2.03$.




Fig. 5. From top to bottom: a) Iteration number for several initial voltage values, b) Iteration number for several R/X line ratios, c) Iteration number for several values of λ . The voltage accuracy in all cases is 10^{-6} pu.

VIII. IMPLEMENTATION ON A LARGE-SCALE NETWORK

In this Section, the performance of the proposed power flow algorithm is evaluated on a large-scale AC/DC microgrid under unbalanced loading conditions. The topology of the examined network is depicted in Fig. 6, consisting of two subgrids, i.e., the AC and the DC subgrid. The former is a modified version of the IEEE 906-Bus European LV test feeder [20], while the latter is a fictitious 118-Bus bipolar DC grid. The topology of the DC subgrid is obtained from [21]. These two subgrids are connected through an IC with a nominal power equal to 60 kVA.

In the next subsections, the configuration of the system under study is analytically presented followed by a comparative analysis between the proposed algorithm and the NR and NTR solutions presented in the literature.

A) Network Configuration

Considering the AC subgrid, the nominal frequency and the phase-to-phase voltage are equal to 50 Hz and 416 V, respectively. Furthermore, the nominal pole-to-neutral voltage of the DC subgrid is 380 V, which is a reliable, cost-effective and efficient voltage level for commercial DC installations [22]. Both subgrids are interconnected through an IC between the AC bus 817 and the DC bus 1, as shown in Fig. 6. The parameters of both subgrids are analytically described below:




Fig. 6. Single-line diagram of the examined AC/DC unbalanced microgrid. From top to bottom: a) three-phase AC subgrid and b) bipolar DC subgrid.

1) Generation and IC Modeling

According to Fig. 6a, the AC subgrid includes three DG units operating in droop control mode as follows: a) a 4-wire EC-DG is connected to bus 70 that generates balanced phase-to-neutral voltages, b) a 4-wire SG unit is connected to bus 249, and c) a 3-wire EC-DG is connected to bus 458 generating balanced current.

On the other hand, the DC subgrid includes three DG units connected to the buses 17, 88, 112 as shown in Fig. 6b. All DC DGs generate balanced pole-to-neutral voltages. Finally, the IC operates in PI control mode. The AC-side of IC generates balanced currents, while the DC-side forms balanced pole-to-neutral voltages. The control parameters of the IC as well as the droop parameters of the DG units are given in Table IX.

TABLE IX
PARAMETERS OF DGs AND IC

AC DGs: $K_{P(i)}^{ac}$ ($i=70, 249, 458$)	$1 \cdot 10^{-6}$ (Hz/W)
AC DGs: $K_{Q(i)}^{ac}$ ($i=70, 249, 458$)	$2 \cdot 10^{-4}$ (V/VAR)
AC DGs: $V_{ref(i)}^{ac}$ ($i=70, 249, 458$)	245 V
AC DGs: $f_{ref(i)}$ ($i=70, 249, 458$)	50 Hz
AC DGs: P_{max}, S_{max}	250 kW, 300 kVA
SG-DG: Y_0 (see eq. (19b))	$2.5 - 2.5j$
SG-DG: Y_2 (see eq. (19b))	$2.5 - 2.5j$
DC DGs: $V_{ref(i)}^{dc}$ ($i=17, 88, 112$)	380 (V)
DC DGs: $K_{P(i)}^{dc}$ ($i=17, 88, 112$)	$2.5 \cdot 10^{-4}$ (V/W)
DC DGs: P_{max}	100 kW
IC: f_{min}, f_{max}	49.5 Hz – 50.5 Hz
IC: $V_{IC,min}^{dc}, V_{IC,max}^{dc}$	280V, 480V
IC: Reactive power	0 kVar
IC: Gain c (see eq. (39))	$2 \cdot 10^5$
IC: S_{max}	60 kVA

2) Consumption Modeling

The loads of the AC subgrid are increased to investigate the behavior of the proposed algorithm under highly loaded conditions. More specifically, every bus depicted with a blue dot in Fig. 6a supplies an unbalanced three-phase load with a power equal to $(P_a, P_b, P_c) = (1.5kW, 2kW, 2.5kW)$. Thus, the total loading of phases a, b and c is 82.5kW, 110kW and 137.5kW, respectively. Note that all the AC loads operate with an inductive power factor of 0.95 [20].

The 118-Bus DC subgrid supplies in total 236 loads, i.e. two loads for each bus, connected between one pole and neutral. At each bus, the pole u supplies a load of 0.7kW, while the pole w 1kW. Therefore, the pole u supplies a total load of 82.6kW, while the pole w 118kW.

3) Lines and Grounding

The impedance of the lines of the IEEE 906-Bus European LV test network is given in the form of sequence impedance Z_0, Z_1, Z_2 . Thus, a conversion of the impedance matrix of each line from the sequence components to the a-b-c-n-g representation is necessary. This is attained by introducing the following assumptions for each AC line:

- Equal self-impedance of the phases/neutral.
- Equal mutual-impedances among phases/neutral.
- Zero mutual-impedances between ground and the phases/neutral.
- Zero self-impedance of the ground.

The EC-DGs connected to the AC buses 70 and 249 are solidly grounded with a resistance equal to 0.1 Ω m. Moreover, the buses with loads are grounded with a resistance of 25 Ω m, which is a typical value for household installations. The remaining buses are ungrounded.

The resistance of all DC lines is 0.668 Ohm/km and the distance between two successive buses is 50m. The neutral of DC DG units and the neutral of DC side of IC are solidly grounded with a resistance 0.1 Ohm [23], while all the other buses are ungrounded.

B. Numerical Results of the AC Subgrid

The proposed power flow algorithm is compared against the sequence component NR [13] and NTR [12] power flow approaches. It is noted that the NR [13] and NTR [12] methods produce identical results since they are based on the same assumption of a perfectly grounded neutral.

In Fig. 7, the deviation of the phase-to-neutral voltages for each node between the proposed algorithm and the NR/NTR methods is depicted. It can be observed that significant deviations up to 4 V exist between the proposed approach and the existing methods especially for the less loaded phase A and the most loaded phase C.

Moreover, the NR and NTR methods underestimate the active and reactive power losses of the network due to the assumption of a perfectly grounded neutral, thus neglecting the corresponding losses. More specifically, as shown in Fig. 8, the active and reactive losses calculated by the proposed approach is 18.98 kW and 3.36 kVar, respectively, while the losses estimated by the NR/NTR methods are 18.02 kW and 2.97 kVar. The deviation is about 5 % for the active power and 12 % for the reactive power.




Fig. 7. Voltage deviation of phase-to-neutral voltage between the proposed and the NR/NTR power flow methods.




Fig. 8. Reactive and active power losses of the AC subgrid for the proposed and the NR/ NTR algorithms.

Fig. 9 depicts the neutral-to-ground voltage profile, which is known as ground potential rise (GPR), of the investigated AC subgrid using the proposed method and the NR/NTR methods. As shown, the proposed method enables the calculation of GPR, which in some buses of the investigated network takes large values, more than 7 V. On the contrary, NR and NTR methods ignore the GPR due to the assumption of a perfectly grounded neutral.




Fig. 9. Ground potential rise of the AC subgrid for the proposed algorithm and the NR/NTR methods.

The voltage stability is a very important analysis tool in power systems. It indicates the maximum load that the network can support, beyond which it collapses [24]. This maximum load is referred as maximum loadability of the network. Lately, the study of the maximum loadability in islanded MGs has gained the interest of several research groups [24]-[26]. The estimation of voltage stability requires an accurate and robust power flow solver that achieves convergence near the ill-conditioned stability limit.

To estimate the maximum loadability of the AC subgrid, the base loads of all the AC nodes (given in Section

VIII.A.2) are multiplied by a stepwise increasing factor λ , while the DC loads remain constant. Due to their large power capacity, the power limits of AC DGs are not reached for any examined value of λ . Fig. 10a illustrates the phase-to-neutral voltage of the less and most loaded phase A and C, respectively, as a function of λ for the bus 899. Fig. 10b depicts the GPR of the same bus for the same range of λ . Three observations are made based on Fig. 10: a) The proposed approach is robust enough since it achieves convergence near the voltage stability limit; b) the NR/NTR present considerable inaccuracies compared to the proposed method, due to the assumption of a perfectly grounded neutral; c) the GPR, which takes dangerous values as the loadability increases, can be calculated only by the proposed approach.




Fig. 10. From left to right: a) voltage stability curve of phases A, C of the bus 899, and b) ground potential rise for the same bus.

C. Numerical Results of the DC Subgrid




Fig. 11. Pole-to-neutral voltage for the 118-Bus DC subgrid.




Fig. 12. Neutral-to-ground voltage for the 118-Bus DC subgrid, considering different grounding resistances.

Fig. 11 depicts the pole-to-neutral voltages of the 118-Bus DC subgrid. Please note, that all the power flow approaches proposed in literature so far consider a unipolar DC subgrid, thus a comparison with them cannot be made. Therefore, only some indicative results of the proposed method will be presented. As shown, due to the unbalanced loading between the poles, the voltage of some remote buses (e.g bus 43) is highly unbalanced. On the other hand, the buses near the IC and DGs are not affected too much from the unbalances due to the voltage balancing that DGs and IC provide.

Fig. 12 illustrates the GPR of the 118-Bus DC subgrid for three different cases: a) all load buses remain ungrounded; b) all load buses are grounded with a grounding resistance 25 Ω m; and, c) with a grounding resistance 5 Ω m. In all cases DGs and IC are solidly grounded with a resistance 0.1 Ω m. As shown, in all cases the IC and DGs have a

negligible GPR because of the solid grounding. On the other hand, an increased GPR is observed in the remote buses depending on the grounding resistances. Low grounding resistances reduce the GPR but increase the stray currents, which in DC networks cause a serious corrosion in buried metallic infrastructure [27]. It is obvious that the study of these effects requires an accurate power flow solver, like the one presented in this paper.

D. Numerical Results of the IC




Fig. 13. Active power of IC (left vertical axis) and Δe (right vertical axis) as a function of the iteration number.

The active power of the IC and the difference of the level of loading (LoL) of two subgrids (Δe) are depicted in Fig. 13, during the iterative power flow process. It is noted that a positive value of active power means power transmission from AC to DC subgrid. It is also clarified that during the iterative process, a limiter at ± 60 kW was set to the power of IC, in order to prevent it from converging to a value higher than the maximum IC power. As shown, the power converges to 40.15 kW and the Δe to zero with an accuracy of 10^{-6} , after 30 iterations, confirming the flexibility to treat different IC control modes.

E. Computational Burden

The computation time of the power flow of the 906-Bus AC/ 118-Bus DC islanded network is 1.05 sec, assuming a voltage accuracy of 10^{-6} pu. This time is very low given the large size of the network. For comparison, the NR [12] and NTR [13] methods spend 1.15 sec and 91.96 sec for solving the power flow of a much smaller 123-Bus AC/22-Bus DC network, according to [13, Table XIII].

It is noted that in the proposed algorithm, the inductances of the lines are calculated assuming a constant frequency and they are not updated during the iterative process. Thus, the step 4 of Section V, which is the most time-consuming step due to the inversion of the large matrix Y_{fin2}^{ac} , is avoided. The inaccuracy caused by the consideration of a constant inductance is negligible since the frequency in islanding should vary in the small range between 49 Hz and 51 Hz, according to the standard EN 50160. For instance, in the investigated network, the frequency is 49.87 Hz.

In the case that the frequency has a large variation, several matrices Y_{fin2}^{ac} can be calculated and saved offline, each of which corresponds to a small specified frequency range. They are selected in every iteration depending on the calculated frequency. In this way the most time-consuming action of the matrix update and inversion is avoided and the computation time is extremely low. On the other hand, in NR-based methods, the update and inversion of Jacobian matrix cannot be avoided since it is a fundamental part of the algorithm. Thus, in large networks with large Jacobian matrices, the computation time is significantly higher.

TABLE X
OVERALL COMPARISON BETWEEN POWER-FLOW APPROACHES FOR HYBRID AC/DC MICROGRIDS [13]

	Balanced NTR [6]	Unified NR [10]	GRG [7]	Sequential NR [9]	BFS [8]	Unbalanced NTR [12]	NR-Sequence Components [13]	Proposed Approach
Algorithm/Formulation	Unified	Unified	Unified	Sequential	Sequential	Unified	Sequential	Unified
Computational Cost	High	High	High	Low	Low	High	Low	Very Low
Droop-Controlled AC-DG Types/Models	Balanced DGs	Balanced DGs	Balanced DGs	Balanced DGs	Balanced DGs	Balanced DGs	SGDG, 4-Leg and 3-Leg EIDG	SGDG, 4-Leg and 3-Leg EIDG
Solves Unbalanced AC Subgrids	No	No	No	No	No	Yes (abc frame)	Yes (012 frame)	Yes (abcng frame)
Incorporates Delta Loads	No	No	No	No	No	No	Yes	Yes
Transformer Connections	No	No	No	No	No	No	Yes	Yes
SVR Modeling	No	No	No	No	No	No	Not referred	Yes [28]
Solves Bipolar DC	No	No	No	No	No	No	Not referred	Yes
Explicit Representation of Neutral-Grounding	No	No	No	No	No	No	No	Yes
Incorporation of Virtual Impedance Control of DGs	No	No	No	No	No	No	Not referred	Yes [11]

IX. CONCLUSION

In this paper, a precise power flow algorithm for unbalanced islanded HMGs is presented considering the neutral and grounding of both AC and bipolar DC subgrids. To the authors' knowledge, this is the first time that such a precise model is presented in literature for solving the power flow in islanded HMGs considering also the asymmetries of subgrids. The algorithm presents very low computation time making it a useful tool for real-time network estimation and optimization applications. It is generic since it can be applied to all network configurations (meshed and radial) and operation modes (grid-connected and islanded). Furthermore, a comprehensive modeling of DGs is proposed, which greatly enhances the convergence speed and robustness compared to the DG modeling adopted in [11]. Simulations results showed that the proposed algorithm produces more precise results than the other existing algorithms, while the computation time is significantly lower. A summary of the main advantageous characteristics of the proposed approach compared with other existing methods is provided in Table X.

APPENDIX

A case study of a large scale multi-terminal hybrid 2520-Bus AC/118-Bus DC network is provided as supplementary material of this paper.

REFERENCES

- [1] E. E. Pompodakis, et. al, "Photovoltaic systems in low-voltage networks and overvoltage correction with reactive power control," *IET Renew. Power Gener.*, vol. 10, no. 3, 410–417, 2016.
- [2] A. Gupta, S. Doolla, and K. Chatterjee, "Hybrid AC-DC microgrid: Systematic evaluation of control strategies," *IEEE Trans. Smart Grid*, vol. 9, no. 4, pp. 383–3843, July 2017.
- [3] H. Kakigano, Y. Miura, and T. Ise, "Low-voltage bipolar-type DC microgrid for super high quality distribution," *IEEE Trans. Power Electron.*, vol. 25, no. 12, pp. 3066–3075, Dec. 2010.
- [4] B. Hao Chew, Yan Xu, and Q. Wu, "Voltage Balancing for bipolar DC distribution grids: A power flow based binary integer multi-objective optimization approach," *IEEE Trans. on Power Syst.*, vol. 34, no. 1, pp. 28–39, Jan. 2019.
- [5] D. Leskarac et. al, "Hybrid AC/DC Microgrid testing facility for energy management in commercial buildings", *Energy and Buildings*, vol. 174, pp 563-578, 2018
- [6] A. A. Eajal et. al, "A unified approach to the power flow analysis of AC/DC hybrid microgrids," *IEEE Trans. Sustain. Energy*, vol. 7, no. 3, pp. 1145–1158, 2016.
- [7] H. M. Ahmed, A. B. Eltantawy, and M. M. A. Salama, "A generalized approach to the load flow analysis of AC/DC hybrid distribution systems," *IEEE Trans. Power Syst.*, vol. 33, no. 2, 2018.
- [8] M. Nassar et. al, "A novel load flow algorithm for islanded AC/DC hybrid microgrids," *IEEE Trans. Smart Grid*, Vol. 10, Issue 2, 2019.
- [9] A. Hamad, M. Azzouz, and E. El Saadany, "A sequential power flow algorithm for islanded hybrid AC/DC microgrids," *IEEE Trans. Power Syst.*, vol. 31, no. 5, pp. 3961–3970, Sept. 2016.
- [10] E. Aprilia, K. Meng, M. Al Hosani, H. H. Zeineldin, and Z. Y. Dong, "Unified power flow algorithm for standalone AC/DC hybrid microgrids," *IEEE Trans. Smart Grid*, vol. 10, no. 1, 2019.
- [11] E.E Pompodakis, G.C Kryptonidis, M. C Alexiadis, "A comprehensive load flow approach for grid-connected and islanded AC microgrids", *Trans. Power Systems*, vol. 35, no. 2, pp. 1143-1155, 2020.
- [12] M. Allam et. al., "A steady-state analysis tool for unbalanced islanded hybrid AC/DC microgrids", *Electric Power System Research*, Vol. 152, pp 71-83, 2017.
- [13] M. A. Allam, et. al, "A Sequence-Component-Based Power-Flow Analysis for Unbalanced Droop-Controlled Hybrid AC-DC Microgrids", *Trans. Sustainable Energy*, Vol. 10, Issue. 3, pp 1248-1261, July 2019.
- [14] T. H. Chen et al., "Distribution system power flow analysis—A rigid approach," *IEEE Trans. Power Del.*, vol. 6, no. 3, pp.1146–1152, 1991.
- [15] G. Zhang et. al, "On the convergence of the implicit Z-Bus power flow method for distribution systems", *Electric Power System Research*, Vol. 171, pp. 74-84, 2019
- [16] E. Demirok et al., "Three-phase unbalanced load flow tool for distribution networks," 2nd Work. Integr. of Solar Power Syst., 2012.
- [17] Y. Gu, W. Li, X. He, "Analysis and control of bipolar LVDC grid with DC symmetrical component method", *IEEE Transactions on Power Systems*, vol. 31, no. 1, pp. 685-694, 2016.
- [18] M. Bazrafshan, N. Gatsis, "Convergence of the Z-Bus Method for Three-Phase Distribution Load-Flow with ZIP Loads", *IEEE Transactions on Power Systems*, vol. PP, no. 99, pp. 1-1, 2017.
- [19] M. A. Allam, et. al, "A generic modeling and power-flow analysis approach for isochronous and droop-controlled microgrids", *IEEE Trans. Power Syst*, vol. 33, no. 5, pp. 5657-5670, Sept. 2018.
- [20] IEEE PES. (2020, March.) Distribution test feeders, "The IEEE European Low Voltage Test Feeder". [Online]. Available: <https://site.ieee.org/pes-testfeeders/resources/>
- [21] A.Y.Abdelaziz et al., "Optimal sizing and locations of capacitors in radial distribution systems via flower pollination optimization algorithm and power loss index", *Engineering Science and Technology*, vol. 19, no. 1, 610-618, 2016.
- [22] B. Wunder, L. Ott, M. Szpek, U. Boeke, R. Weib, "Energy efficient DC grids for commercial buildings", *2014 IEEE 36th International Telecommunications Energy Conference (INTELEC)*, pp. 1-8, 2014.
- [23] S. Beheshtaein, R. M. Cuzner, M. Forouzesh, M. Savaghebi, J. M. Guerrero, "DC microgrid protection: A comprehensive review", *IEEE J. Emerg. Sel. Topics Power Electron.*, 2019.
- [24] A.A Eajel et al., "On the Loadability and Voltage Stability of Islanded AC–DC Hybrid Microgrids During Contingencies", *IEEE Syst. J.*, vol. 13, no. 4, pp. 4248-4259, 2019.
- [25] M. A. Allam et. al., "A novel dynamic power routing scheme to maximize loadability of islanded hybrid AC/DC microgrids under unbalanced AC loading", *IEEE Trans. Smart Grid*, vol. 6, no 6, pp. 5798-5809, 2017.
- [26] X. Xu et al., "Maximum loadability of islanded microgrids with renewable energy generation", *IEEE Trans. Smart Grid*, vol. 10, no. 5, pp 4696-4705, 2018.

- [27] Z. Chen et al., "A review on stray current-induced steel corrosion in infrastructure", *Corrosion Reviews*, 35(6):397-423, 2017.
- [28] E.E Pompodakis, G.C Kryonidis, M. C Alexiadis, "Medium Voltage to Low Voltage Load Flow Algorithm for Unbalanced Islanded Microgrids", UPEC 2019 Conference, Sept. 2019.



Evangelos E. Pompodakis received the Diploma and Master degrees from the School of Electrical and Computer Engineering at the Aristotle University of Thessaloniki, Greece and the Technical University of Kaiserslautern, Germany in 2011 and 2015 respectively. Between 2015 and 2017 he worked in several positions of Energy sector in Greece. He is currently pursuing a Ph. D. degree in Aristotle University of Thessaloniki. His research interests include, power flow analysis, distributed generation and storage, power converters, smart grids operation and control.

Georgios C. Kryonidis (S'12–M'18) received the Dipl. Eng. and Ph.D. degrees from the School of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece, in 2013 and 2018, respectively. He is currently a Research Fellow with the School of Electrical and Computer Engineering, Aristotle University of Thessaloniki. His research interests include distributed generation and storage, renewable energy sources, and smart grids operation and control.

Charis S. Demoulias (M'96–SM'11) was born in 1961. He received the Diploma and Ph.D. degree in electrical engineering from the Aristotle University of Thessaloniki, Thessaloniki, Greece, in 1984 and 1991, respectively. He is currently an Associate Professor with the Electrical Machines Laboratory, Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki. His research interests include the fields of power electronics, harmonics, electric motion systems, and renewable energy sources.



Minas C. Alexiadis was born in Thessaloniki, Greece, in July 1969. He received the Dipl. Eng. Degree (1994) and the Ph.D. Degree (2003) from the School of Electrical Engineering at the Aristotle University of Thessaloniki (AUTH), Greece. He is currently an Assistant Professor at the same School. He has been working on Greek or European research projects since the late 90s. His research fields include renewable energy sources and distributed generation, artificial intelligence applications in power systems, electric vehicles, CO2 mitigation, classification of electricity consumers, optimal energy design for freeways and tunnels, smart lighting systems etc. He is also the Faculty Advisor of Aristotle University Racing Team Electric (Aristurtle) which is currently No 41 in the World Ranking List of Formula Student Electric.

Supplementary Material

I. INTRODUCTION

This report presents some simulation results of the proposed power flow approach on a large scale hybrid 2520AC/118DC unbalanced islanded microgrid (MG).

II. NETWORK DESCRIPTION AND SIMULATION RESULTS

The AC subgrid is based on the IEEE 8500-Nodes test feeder shown in Fig. 1a [1], [2], while the DC subgrid is a fictitious 118-bus bipolar DC subgrid depicted in Fig. 1b. These two subgrids are connected through three 60kVA ICs, forming this way a multi-terminal hybrid AC/DC grid.

A) Network Configuration

The original IEEE 8500-Node test feeder consists of 8500 node points, which correspond to 4800 1-, 2-, and 3-phase bus locations [1], [2]. Among the 4800 Buses, 2520 of them are primary MV buses, while the remaining are secondary LV buses. The MV network is a 4-wire network, which use the neutral to distribute the power to the secondary LV buses [2].

In this report, we consider only the 2520 MV buses, while the LV buses are simply modeled as constant loads. The nominal frequency and phase-to-neutral voltage of the AC network is 50 Hz and 7.2 kV, respectively. The network includes 4 step voltage regulators (SVRs) and capacitors, as shown in Fig. 1a. The pole-to-neutral voltage of the DC subgrid is 380 V. The subgrids are interconnected through 3 ICs connecting the following (AC-DC) buses: (817-1), (800-27), (750-43). The parameters of both subgrids are described below in more details.

1) DGs and ICs

The AC subgrid consists of 4 AC DGs operating in droop-control as follows: a) a 4-wire EC-DG is connected to bus 70 that generates balanced phase-to-neutral voltage, b) a 4-wire SG is connected to bus 249, c) a 3-wire EC-DG is connected to bus 458 generating balanced currents, d) a 3-wire EC-DG is connected to bus 1500 that generates balanced phase-to-phase voltage.

The DC subgrid includes three DG units connected to buses 17, 88, 112, as shown in Fig. 1b. All DC DGs generate balanced pole-to-neutral voltages. Finally, the ICs operate in droop-control mode. The AC side of ICs generates balanced currents, while the DC side forms a balanced pole-to-neutral voltage. The control parameters of DGs and ICs are given in Table I.

2) Loads

The loads of the AC subgrid are given in [2]. The total loading of the network is 10.77 MW. The power factor of each load is inductive and equal to 0.97. The 118-Bus DC subgrid supplies in total 236 loads, i.e. two loads for each bus, connected between one pole and neutral. At each bus, the pole u supplies a load of 0.7kW, while the pole w 1kW. Therefore, the pole u supplies a total load of 82.6kW, while the pole w 118kW.

3) Lines and Grounding

The line impedances of the AC subgrid are given in [2]. Although some lines of the IEEE 8500-Node test feeder consists of 1- and 2-phase lines, we simulate them as 3-

phase lines in order to facilitate the construction and treatment of the Y_{BUS} matrix as well as to facilitate the interpretation of the results. This consideration does not influence the results at all since the current flow through the added lines is zero.

The 4-wire DGs connected to AC buses 70 and 249 are solidly grounded with a resistance equal to 0.1Ω . Moreover, the AC buses with loads are grounded with a resistance of 25Ω , unless otherwise stated.

Regarding the DC network, the resistance of all DC lines is 0.668 Ohm/km and the distance between two successive buses is 50m. The neutral of the DC DG units and the neutral of the DC side of ICs are solidly grounded with a resistance 0.1 Ohm , while all the other DC buses remain ungrounded.




Fig. 1. From top to bottom: a) AC subgrid [1], b) DC subgrid

TABLE I
PARAMETERS OF DGs AND IC

AC DGs: $K_{P(i)}^{ac}$ ($i=70, 249, 458, 1500$)	$1 \cdot 10^{-7}$ (Hz/W)
AC DGs: $K_{Q(i)}^{ac}$ ($i=70, 249, 458, 1500$)	$2 \cdot 10^{-4}$ (V/VAR)
AC DGs: $V_{ref(i)}^{ac}$ ($i=70, 249, 458, 1500$)	7.2 kV
AC DGs: $f_{ref(i)}$ ($i=70, 249, 458, 1500$)	50 Hz
AC DGs: P_{max}, S_{max}	4 MW, 5 MVA
SG-DG: Y_0	$2.5 - 2.5j$
SG-DG: Y_2	$2.5 - 2.5j$
DC DGs: $V_{ref(i)}^{dc}$ ($i=17, 88, 112$)	380 (V)
DC DGs: $K_{P(i)}^{dc}$ ($i=17, 88, 112$)	$2.5 \cdot 10^{-4}$ (V/W)

DC DGs: P_{max}	100 kW
ICs: f_{min} , f_{max}	49.5 Hz – 50.5 Hz
ICs: $V_{IC,min}^{dc}$, $V_{IC,max}^{dc}$	280V, 480V
ICs: Reactive power	0 kVar
ICs: Droop Gain $K_{P(i)}^{IC}$ ($i=1, 27, 43$)	$4 \cdot 10^{-6}$ (W^{-1})
ICs: S_{max}	60 kVA

B) Numerical Results of the AC subgrid

Figures 2a and 2b depict the phase-to-neutral voltages of the AC subgrid for two different regulations of SVRs:

- In Fig. 2a, all the SVRs are inactive (e.g their tap position is at the neutral point).
 - In Fig. 2b, the SVRs between the buses 1057-1058 and 1311-1312 step up the phase-to-neutral voltage of each phase by 10%, while the other two SVRs remain inactive.
- In all cases the capacitor banks are disconnected. To get a sense of the position of each bus in the network, their distance from the substation is depicted in Fig. 2c.

As shown in the voltage profiles, the network is highly unbalanced despite the connection of two DGs with voltage balancing capabilities. Thus the ability of the proposed approach, to solve the power flow in highly unbalanced large networks, is confirmed. Moreover, the proposed approach can effectively simulate the operation of SVRs.




Fig. 2. From top to bottom: a) Voltage profile of the AC subgrid when SVRs are inactive. b) Voltage profile when 2 SVRs are activated, c) Distance of the AC buses from the substation.

Fig. 3 illustrates the neutral-to-ground voltage profile of the AC network for different grounding resistances. High grounding resistances result in a large ground potential rise (GPR) in some buses. It is common in some countries e.g North America, the MV distribution network to share the same grounding resistances with the LV secondary networks

[3, Fig. 1]. As a result, the GPR of the MV network is transferred to the LV networks. Thus, due to the connection of the metal parts of an LV installation to the neutral conductor, a high GPR on the MV network can be sensed by the LV customers.

In recent years, complaints of GPR problems involving humans have become more frequent [3]. Utility companies and some of their customer groups have become increasingly interested in tools that can help troubleshoot GPR problems [3]. The proposed approach is the only power flow algorithm so far that can accurately estimate the GPR in hybrid AC/DC networks considering the realistic configuration of the network and DGs.




Fig. 3. Ground potential rise for various grounding resistances, when SVRs are inactive.




Fig. 4. From top to bottom: a) Positive-, b) Negative-, c) Zero-sequence voltage components of DC DGs. The SVRs are inactive.

The sequence voltage components of the AC DGs are depicted in Fig. 4. It is observed that the zero- and negative-sequence voltage components of the DG 70 are constantly zero throughout the iterative process. It is because of the implicit incorporation of these sequence components into the admittance matrix (see eq. (19) of the manuscript), resulting in an enhanced robustness and faster convergence compared with the explicit representation of [4]. Another interesting thing to note is the DG 1500, which is a three-wire DG with balanced pole-to-pole voltage, generating a

significant zero-sequence voltage component, while completely suppressing the negative-sequence voltage.

C) Numerical Results of the DC subgrid

Figures 5 and 6 depict the pole-to-neutral voltage profile and the GPR profile of the DC network, respectively. As shown, the voltage unbalance and the GPR at the buses near the DGs and ICs is negligible, due the voltage balancing and solid grounding of the DGs and ICs.




Fig. 5 Voltage profile of the DC subgrid




Fig. 6. Ground potential rise of the DC subgrid for various grounding resistances.

The differential- and common-mode voltage components of the DC DGs are depicted in Fig. 7. It is shown that the common-mode voltage component of all DGs is constantly zero throughout the iterative process due to the implicit expression of the common-mode admittances into the Y_{BUS} matrix (see eq. (35) of the manuscript).




Fig. 7. From top to bottom: a) Differential-, b) Common-mode voltage components of DGs for the DC subgrid.

D) Numerical Results of the ICs

Fig. 8 shows the active power of the three ICs (P_{ic}), where a negative value denotes power transmission from the DC to AC subgrid. It is clarified that during the iterative process, a limiter at $\pm 60kW$ was set to the power of IC, in order to prevent it from converging to a value higher than the maximum IC power. As shown, the powers of the three ICs converge to $(P_{ic1}, P_{ic27}, P_{ic43}) = (-54kW, -15.5kW, 4.18kW)$. In contrast to IC 1 and IC 27, the power of IC 43 is

transmitted from the AC to DC subgrid due to the low voltage of DC bus 43.




Fig. 8. Power of the ICs during the iterative process.

E) Numerical Results of the Virtual Slack Nodes

The active and reactive power of the virtual slack sources ($V_{(0,a)}^{ac}, V_{(0,b)}^{ac}, V_{(0,c)}^{ac}, V_{(0,n)}^{ac}, V_{(0,g)}^{ac}$) of Fig. 1 of the manuscript are depicted in Fig. 9a. The active power of the virtual slack sources ($V_{(0,u)}^{dc}, V_{(0,w)}^{dc}, V_{(0,n)}^{dc}, V_{(0,g)}^{dc}$) of Fig. 2 of the manuscript are depicted in Fig. 9b. As shown, the powers of all the virtual slack sources converge to zero after a small number of iterations, thus confirming that the subgrids operate as if they do not have slack buses.




Fig. 9. From top to bottom: a) Active and reactive power of the sources of the AC virtual slack bus, b) Active power of the sources of the DC virtual slack bus.

F) Execution Time of the Algorithm

Finally, the execution time per iteration of the proposed algorithm is quoted in Fig. 10. The average execution time of the iteration is 0.26 sec. Since the algorithm needs 24 iterations to converge with an accuracy of 10^{-6} pu, the total execution time of the algorithm is 6.24 seconds.



Fig. 10. Execution time of the algorithm per iteration

APPENDIX

All the AC buses that have been referred in this report correspond to the buses with the following reference names [2]: 70→M1209797, 249→226-23751, 458→M1069202, 750→M1026377, 800→M1026309, 817→L2804247, 1057→regxfmr_190-8581, 1058→190-8581, 1311→regxfmr_190-8593, 1312→190-8593, 1500→L3216351.

REFERENCES

- [1] R. F. Arritt, R. C. Dugan, "The IEEE 8500-node test feeder", Proc. IEEE Transmiss. Distrib. Conf. Expo., pp. 1-6, Apr. 2010.
- [2] IEEE PES. (2020, April.) Distribution test feeders, "The IEEE 8500-Node Test Feeder". [Online]. Available: <https://site.ieee.org/pes-testfeeders/resources/>
- [3] W. Xu, J. R. Acharya, R. Torquato, Y. Jing, "A Method to determine stray voltage sources-Part I: concept and theory", IEEE Trans. Power Del., vol. 30, no. 2, pp. 713-719, Apr. 2015.
- [4] E.E Pompodakis, G.C Kryonidis, M. C Alexiadis, "A comprehensive load flow approach for grid-connected and islanded AC microgrids", Trans. Power Systems, vol. 35, no. 2, pp. 1143-1155, 2020.